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Abstract–A novel fusible-link-type 4 kbit MOS programmable read-
only memory (PROM) has been developed with n-channel siHcon-gate
technology. The programmable element is a poly-Si resistor which
makes arr irreversible resistivity transition. A low programming voltage
of 10 V and a small programming current of 4 mA is obtained by opti-
mizing the undoped polycrystalline silicon ( poly-Si) deposition condi
tions and reducing the electrode area of a poly -Si resistor. The fabrica-
tion is compatible with conventional silicon-gate processing. New
clock generator and clamping circuits result in low-voltage and high-
speed progmrnming. High-speed reading ia achieved by adopting a dual
X-line layout. The fabricated 4 kbit PROM can be programmed within
5 M by applying a voltage of less than 14 V. Measured access time is
less than 130 ns and active power dissipation is 125 mW at 300 ns cycle
time with a single 5 V supply.
I. INTRODUCTION
w
ITH the rapid progress of LSI technology, the software
of digital systems has been replaced by hardware such
as LSI devices. Moreover, LSI devices have been customized
to realize various functions in digital systems. In order to
meet the requirements for customization, they must be com-
posed of programmable devices. Programmable devices such as
alterable MOS programmable read-only memories (PROM’s)
[1] -[7] and fusible-link PROM’s [8] - [10] have been used as
the instruction memory and the data memory in digital sys-
tems for making prototype software codes and data of the sys-
tems. PROM’s have become more and more important, being
used as on-chip programmable devices in VLSI’s such as single-
chip computers [11 ], [12] and fault-tolerant random access
memories (RAM’s) [13 ] -[15].
Recently, short -channel MOSFET’S have been used to en-
hance device performance in PROM’s as well as RAM’s. Since
the breakdown voltage of these FET’s is low, the programming
voltage of PROM’s should be reduced. Moreover, taking ac-
count of the PROM application to on-chip devices, the fabri-
cation process of a PROM must be compatible with that of
other components on the same chip. Continuous efforts to re-
duce the programming voltage of alterable MOS PROM’s have
been made, but reduction has been carried out only at the sac-
rifice of the simplicity of the fabrication process. Although a
fusible -link PROM using polycrystalline silicon (poly-Si) fuses
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has been adopted as an on-chip programmable device [15], it
is difficult to control the programming using MOSFET’s be-
cause a large programming current is required to blow the fuse.
As a candidate for a low-voltage PROM for on-chip pro-
grammable devices, we proposed a novel MOS PROM using a
highly resistive poly-Si resistor as a memory element. This
PROM is a kind of fusible-link PROM. The poly-Si resistor
makes an irreversible resistivit y transition from an initial
highly resistive state to a low resistive one [16]. Since the
transition voltage is as low as 10 V and the transition current
is less than 10 mA, the programming is easily controlled by
MOSFET ‘s. Moreover, its fabrication process requires no spe-
cial technology because the poly-Si resistor is made by a con-
ventional silicon-gate process.
This paper describes the further study of this PROM fabrica-
tion technology and the design of a 4 kbit MOS PROM fabri-
cated by the novel MOS PROM technology. Section II de-
scribes fabrication technology of the MOS PROM and poly-Si
resistor. Section III describes the design of the 4 kbit MOS
PROM. Section IV presents the 4 kbit PROM device charac-
teristics. Section V summarizes the results of this work.
II. PROM FABRICATION TECHNOLOGY
A. Fabrication Process
A schematic diagram of the PROM fabrication process is
shown in Fig. 1. The cell consists of a highly resistive poly-Si
resistor and a cell MOSFET which are connected in series [Fig.
l(d)]. MOSFET’s are formed by conventional n-channel sili-
con gate technology [Fig. l(a) and (b)] , and subsequently
poly-Si resistors are made on drain regions [Fig. l(c)]. The
highly resistive layer is composed of undoped poly-Si. Arse-
nic-doped poly-Si is used for both the upper and lower elec-
trodes of the poly-Si resistor. The current path is limited by
the area of the through-hole made in the phosphosilicate glass
(PSG) layer between the gate and interconnection metal. The
PSG is adopted as an intermediate layer to improve surface
smoothness [17] , instead of Si02 used in our previous work
[16]. Then the interconnection layer is formed [Fig. l(d)].
In this process, the undoped poly-Si is deposited after the FET
fabrication process, which requires high temperatures. There-
fore, the fluctuation in the FET process and/or modification
of the FET process do/does not affect the characteristics of
001 8-9200/82/0200-0062$00.75 @ 1982 IEEE
Authorized licensed use limited to: TOHOKU UNIVERSITY. Downloaded on March 01,2010 at 21:46:32 EST from IEEE Xplore.  Restrictions apply. 
TANII140T0et al.: NOVEL 14 V PROGRAMMABLE4 kbit MOS PROM 63
(a)
PS,G ARSENIC-AWED POIY-Si
(b)
ARSENIC-DOPED FIXY-SI UNOOFED POLY-SI
(c)
MOLY~DENUM
(d)
Fig. 1. Schematic diagram of the PROM process. (a) LOCOS oxida-
tion. (b) MOSFET formation. (c) Poly-Si resistor formation. (d)
MetaNization.
the poly-Si resistor, and stable transition characteristics are
obtained.
The PROM fabrication process is simplified by the fact that
1) both the lower electrode of the poly-Si resistor and the gate
poly-!$i are formed at the same time, 2) arsenic-doped poly-Si
for the upper electrode is deposited sequentially after undoped
poly-Si deposition, and 3) the undoped poly-Si and the se-
quentially deposited arsenic-doped poly-Si are patterned at the
same time by dry etching technology. Consequently, the
number of masks used in the PROM process is only two
greater than that in the conventional MOS RAM process.
B. Poly-Si Resistor Fabrication Conditions
It is necessary to reduce the transition voltage and current of
the poly-Si resistor and to improve the uniformity of these
transition characteristics in order to realize large capacity
PROM’s. The deposition conditions of undoped poly-Si and
the device-size effect on the transition characteristics of a
poly-Si resistor were investigated using low-pressure CVD tech-
nology. This technology is an excellent deposition technol-
ogy; for example, deviation of the deposition temperature as
small as *1 “C results in a variation of the undoped poly-Si fdm
thickness of *2 percent. The deposition temperature of un-
doped poly-Si should be set as low as possible since the transi-
tion characteristics are influenced by phosphorus autodoping
into undoped poly-Si from PSG during undoped poly-Si
deposition.
The temperature dependence of the transition voltage and
current of a 0.4 Km thick, 8 pm2 electrode area, poly-Si resis-
tor are shown in Fig. 2. Both PSG and Si02 are used as an
intermediate layer to study the influence of phosphorus
autodoping. At a deposition temperature of 650°C, the transi-
tion current of a poly-Si resistor using PSG is three times larger
DEFOSITION TEMFERATUREYC)
Fig. 2. Deposition temperature dependence of transition voltage and
current. (.A P SG intermediate layer, OASi02 intermediate layer.)
ELECTRODE AREA (ym 2 )
Fig. 3. Electrode area dependence of transition voltage and current.
than that using Si02, although the transition voltage is the
same for both types of resistors. This means that phosphorus
autodoping cannot be neglected above 650°C because the
resistivity of poly-Si decreases greatly even with a small
amount of impurity [16]. Taking account of this result and
the fact that the deposition rate at 550”C is ,very small, a depo-
sition temperature of 600° C was chosen.
The electrode-area dependence of the transition voltage and
current of undoped poly-Si with 0.4 I.UIIthickness, deposited
at 600”C, is shown in Fig. 3. The transition current increases
with the electrode area but the transition voltage scarcely de-
pends on it. The transition current can be reduced by decreas-
ing the electrode area, while the transition voltage remains
constant. However, an electrode area of 8 Urn* was used, to
take into account controllability of the electrode area.
The transition voltage and the reciprocal of the transition
current increase with the fti thickness, as described in our
previous work [16]. When the fdm thickness of undoped
poly$i is varied from 0.2 to 0.6 m, the transition voltage in-
creases from 6 to 15 V and the transition current decreases
from 6 to 1.5 mA. Since the maximum voltage used in the
4 kbit MOS PROM is 14 V and the voltage applied between
the two electrodes of the poly-Si resistor is designed to be less
than 10 V, a fdm thickness of 0.4 m was chosen.
The uniformity of the transition characteristics is deter-
mined mostly by the electrode-area accuracy because the devi-
ations of deposition temperature and fdm thickness are very
smill. The deviation of the electrode area is 20 percent of
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8 W2, and this gives rise to less than a 5 percent fluctuation
of the transition voltage and less than a 20 percent fluctuation
of the transition current, These values are small enough to
realize MOS PROM’S.
C. 4 kbit MOS PROM Fabrication Conditions
The 4 kbit MOS PROM is fabricated on a p-type, (100),
10 Q” cm substrate. The MOSFET has a 500A thick gate
oxide and a 2 pm effective channel length. The diffusion
depth of the source and drain is 0.25 pm. The threshold volt-
age of the MOSFET is 0.45 V when the substrate voltage is
O V and the drain voltage is 1 V. The fdm thickness of the
arsenic-doped poly-Si used for a lower electrode is 0.45 pm
and that for an upper electrode is less than 0.1 #m. The un-
doped poly-Si for the poly-Si resistor is deposited using an
SiHq-He gas system at 600”C with low-pressure CVD technol-
ogy, and its ffim thickness is 0.4 #m. The electrode area (the
area of the through-hole in PSG) is 8 prn2. The transition volt-
age and current of the poly-Si resistor ranges from 9.5-10 V
and 2.5-4 mA, respectively. For interconnection, an evapo-
rated 0.7 @ thick molybdenum fdm is used. Its sheet resis-
tance is 1 Q/Cl. Ultraviolet photolithography is used with a
positive photoresist.
III. DESIGN
A. Dual X-Line Layout
A circuit diagram of the memory cell array and peripheral
circuits of a 4 kbit MOS PROM is shown in Fig. 4. Each mem-
ory cell is connected to three lines, which are the X-line, V&
line, and bit line. The VPP and bit lines are perpendicular to
the X-line. Although only ac current flows in the X-line, a rel-
atively large dc current flows in both the VPP and bit lines
during programming. Since two layers of metal are not used in
the PROM fabrication process, VPP and bit lines should be
metal to minimize the potential drop in them, while the X-line
should be poly-Si.
The resistance of the X-line is large owing to the high poly-Si
sheet resistance of 50 Q/Cl. Moreover, the X-line capacitance,
mainly determined by the gate capacitance of the cell FET ‘s,
is also large since a cell FET with large channel width is needed
in order to force the programming current. Therefore, the
propagation delay along the X-line, determined by X-line
resistance and capacitance, becomes large. To realize high-
speed read operation, the propagation delay along the X-line
formed with poly-Si must be minimized. This problem is cir-
cumvented by making the X-line dual and putting a MOSFET
on both sides of the poly-Si resistor.
The schematic memory cell layouts for a single and a dual
X-line, and their equivalent circuits, are shown in Fig. 5. By
adopting a dual X-line, both the resistance and the capacitance
of each X-line are reduced to one half because the channel
width of each MOSFET for a dual X-line layout is one half of
that for a single X-line layout and the length of the X-line is
reduced to one half. Therefore, the propagation delay is
reduced to a quarter of that along the single X-line. Moreover,
dividing a memory cell array into two blocks in the 4 kbit
MOS PROM, the propagation delay along the X-line is reduced
to 25 ns, and a high-speed read operation is acheived without
impairing the PROM programming characteristics.
Vca LINE QVm
I .. Y-------------44 II
?
TO OUTPUT BUFFER
Fig. 4. Memory cett array and peripheral circuits of 4 kbit MOS PROM.
(This PROM is organized as 512 words X 8 bits. This figure shows
the memory cell array for one bit.)
(a) (b) 4
Fig. 5. Memory cell layouts and their equivalent circuits for (a) single
X-line, and (b) dual X-line.
This dual X-line layout also results in the reduction of cell
size. The cell size is reduced to about 75 percent of that for a
single line layout, for the length along the bit line increases 50
percent while the length along the X-line is reduced to about
one half.
B. Program Operation
In the programming mode, the potential of the selected
X-line rises regardless of the input data, but the potential of
the selected Y-line, which is controlled by input data, rises
only when the input data is “1.” Thus, a cell is selected and
the current path from the VPP terminal to ground through the
poly-Si resistor Qx and Q y is made. Applying programming
voltage to the VPP terminal and forcing a programming cur-
rent which is larger than the transition current, the resistance
of the poly-Si resistor is lowered and an information “1” is
programmed in the cell. On the other hand, when the input
data is “O,” the potential of the selected Y-line is kept at
ground level and programming is inhibited. Therefore, the
poly-Si resistor remains at the initial highly resistive state.
C. Read Operation
The read operation is performed in the following manner.
The potential level of the programming voltage Vpp is reduced
to that of the supply voltage VDD. A cell is selected by raising
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its X-line and read-line potentials. (The Y-line potential level
is kept at ground level in read mode.) Then the potential level
of the data bus line, which is initially discharged to ground by
MOSFET Qq, becomes “high” in the rise time determined by
the resistance of the poly-Si resistor, S m’s of the MOSFET’S
(Qx ~~d QR), ~d the parasitic capacitance of the bit line and
the data bus line.
When the “1” information stored in a cell is read out, fast
access time can be obtained since the resistance of the poly-Si
resistor is as small as 500 S2 and the data bus line potential
rises in a short time. When the “O” information is read out,
the rise time is much larger than the read cycle time since the
resistance of the poly-Si resistor is as high as 108 L? and the
data bus line potential remains at ground level.
D. Peripheral Circuits
To realize high-performance PROM’s, both low programming
voltage and high-speed read operation are required. For this
purpose, in the programing mode two high-level internal pro-
gramming clocks, which drive the X-line and Y-line separately,
are required to give high X- and Y-line potentials and to
reduce the channel width of a cell MOSFET, or the cell size.
In the read mode, a high-speed internal read clock which drives
only the X-line is required. Moreover, it is preferable that
these programming and read clocks for the X-line are gener-
ated by a single circuit. Furthermore, it is also required that
the highest voltage level used in the PROM should not exceed
the breakdown voltage of the MOSFET’S. To meet these re-
quirements, OX and @y clock generators and a clamping circuit
have been designed, as shown in Fig. 4,
The ox clock generator driving the X-line consists of a
control circuit and a buffer circuit, The supply voltages for
the control and buffer circuits are VDD and VPP,respectively.
The load element of the buffer circuit consists of a resistor
R@X(= 20 k~) and a MOSFET QOX connected in par~lel.
The @y clock generator driving the Y-line is similar to the ox
clock generator, In the programming mode, the @x level is
raised. to the J+P through resistor ROX. The rise time, which is
determined by the resistance of the R6X and the Cwcitance
of the X-line, is about 200 n; and is sufficiently small com-
pared with the programming cycle time. In the read mode, a
high-speed read clock is obtained through a MOSFET QOX,
since the gate potentird of Q@x is raised to a much M@er level
than VDD by the control circuit.
A clamping circuit, which prevents the internal node poten-
tials from exceeding the breakdown voltage of MOSFET ‘s, is
connected to the gate of MOSFET ‘S QXS and Q ys, which
drive the X- and Y-lines, respectively. This circuit consists of
MOSIFET diodes (Ql and Q2), a switching MOSFET (Q3), and
a constant voltage generator. The output voltage of the con-
stant voltage generator is designed to be Vpp - VTH. Here,
VTH is the threshold voltage of a MOSF~T. The internal con-
trol signal q5p~oG is generated by detecting the voltage dif-
ference between VP. and VDD as described below.
In the programming mode, P’pPis set much higher than VDD
and the clamping circuit becomes ready to work. When the
bootstrapped gate potential of Qxs begins to exceed VPP, Q1
turns on and the gate potential is kept at the VPP level. Fi-
nally, the potentials of the selected X- and Y-lines increase
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Fig. 6. Block diagram of 4 kbit MOS PROM.
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Fig. 7. Test signal generator.
to the level of VPP - VTH. In the read mode, VPP is set equal to
VDD and @PRO~ becomes O V. MOSFET Q3 turns off and the
constant voltage generator is separated from Qxs and Q YS.
Therefore, the clamping circuit ceases to work and the
potential of the selected X-line rises freely up to the VDDlevel.
E. Test Bits
The designed 4 kbit MOS PROM has test cells for testing
peripheral circuits and programming characteristics. Fig. 6
shows a block diagram of the 4 kbit MOS PROM. The 260
test cells (two row and two column lines) are located outside
of each memory cell array. The test cells of one row and one
column line consist of the regular memory cells shown in Fig.
5(b) and memory cells without poly-Si resistors. These two
types of test cells are arranged according to a parity-bit pat-
tern, which is useful for detecting multiselecting errors of X-
and Y-lines. All the test bits of the other row and column
lines consist of regular memory cells for testing the program-
ming characteristics.
The test cell is 8elected by decoder using either output sigmil
of the two test signal (Tx and Ty) generators. The test cells
along the X- and Y-lines are distinguished from regular cells by
Tx and Ty, respectively. The test signal generator is composed
of a level detecting circuit [18], an inverter, and buffer cir-
cuits, as shown in Fig. 7. A test signal ( ~TEsT) is adopted and
supplied to the level detecting circuit. Address input signals
A. and A6 are used as the input signrds of the Tx and TY
generators, respectively. When the functional test of PROIvi’s,
using the test cells, is carried out on the wafer, either voltage
level of A o and AC is set at VTEST. When the PROM’s are pack-
aged, VTEsT is connected to the GND. Therefore, the output
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Fig. 8. 4 kbit MOS PROM photomicrograph.
POLY-Si RESISTOR ++INE A
X-LINE
BIT dINE k
(a)
ARSENIC- DOPED POIY-Si UNDOPED POLY-Si
M
) Nt ~- I
(3)
Fig. 9. Memory cell. (a) Photomicrograph (memory cells for 4 bits).
(b) Cross-sectional view along A-A’ shown in (a) (memory cell for 1
bit).
signals of Tx and Ty are fixed, and regular cells are always
selected.
IV. 4 kbit MOS PROM DEVICE CHARACTERISTICS
A photomicrograph of the fabricated 4 kbit MOS PROM is
shown in Fig. 8. The PROM is organized as512 words X 8 bits.
Its chip size is 4.1 X 3.75 mm2. The top view and the cross-
sectional view of the memory cell are shown in Fig. 9. The
memory cell size is 29 X 40.75 pmz.
In the programming mode, a supply voltage V~D of 8 V is
used to ensure stable circuit operation, and a substrate voltage
VBB of-2 V is used to increase the threshold voltage of para-
sitic MOSFET ‘s. The PROM is programmed using a program-
ming pulse whose waveform is shown in Fig. 10(a). The
programming voltage VPP is independent of the pulse width
and is less than 14 V over the wide range of the pulse width,
as shown in Fig. 10(b). Using a 1 ~m width pulse, this pro-
gramming operation can be accomplished within 5 vs. This
(a)
Ii
2 14
!’l&iiPULSE WIDTH ( JJS)
Fig. 10. Programming characteristics. (a) Waveforms. (b) Pulse width
dependence of programming voltage.
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Fig. 11. Operating waveforms.
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Fig. 12. VDD- Vm shmoo plots.
is 103 times shorter than that of the conventional PROM’s
[1]-[io].
Fig. 11 shows the operating waveforms when the stored
information “1” and “O” is sequentially read. Measured
access time is less than 130 ns and active power dissipation is
125 mW at 300 ns cycle time under typical dc supply voltage
conditions, i.e., VD~ = Vpp = 5 V and VBB =OV. Standby
power is 60 mW. Fig. 12 shows VDD- VBB shmoo plots at
300 ns cycle time. The PROM has a broad operating margin.
The temperature dependence of the access time is small; for
example, the access time increases only 10 percent when the
temperature is raised from 25 to 75°C. The key device charac-
teristics of the fabricated 4 kbit MOS PROM are summarized
in Table I.
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TABLE I
4 kbit MOS PROM DEVICECHARACTERISTICS
Organization 512word x 8bit
AcceSS time 130ns
Cycle time 300ns
Supply voltage Read : Single 5V
Program : 8v,-2v
Programming voltage < 14V
Programming time < 5Jls
Active power 125mW
Standby power 60mW
1/0 interface TTL compatible
V. SUMMARY
A novel fusible-link-type 4 kbit MOS PROM, using a poly-Si
resistor as a memory element, has been developed with
n-channel silicon-gate technology.
The PROM fabrication process is simplified and the process
is compatible with conventional silicon-gate processing. A
low-voltage and. small-current programmable poly%i resistor is
obtained by optimizing the undoped poly-Si deposition condi-
tions and reducing the electrode area of the poly-Si resistor.
Since the transition voltage and current are as small as 10 V
and 4 mA, respectively, the programming is easily controlled
by MOSFET’S. In addition to the development of an excellent
memory element, by the use of newly designed circuits, such
as a resistor-FET-load clock generator and a voltage-suppress-
ing circuit, a low programming voltage of 14 V is obtained.
Moreover, a high-speed read operation is achieved without im-
pairing the PROM programming characteristics by adopting
the dual X-line layout This PROM has 260 test cells, which
are selected by applying an address signal larger than the TTL
level and a test signal, to test the peripheral circuits and the
programming characteristics.
The fabricated 4 kbit PROM can be programmed within 5 #s
by applying a voltage less than 14 V. Measured access time is
less than 130 ns and active power dissipation is 125 mW at
300 ns cycle time under single 5 V supply condition.
This PROM is a high-performance MOS PROM itself, and the
programmable resistor is an excellent candidate for on-chip
programmable devices in VLSI’s for logic and fault-tolerant
RAM’s.
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